

PRELIMINARY DATASHEET





# **GRF6402**

# 31.75 dB RANGE / 0.25dB STEP DSA 0.05 to 6 GHz

#### **FEATURES**

- 31.75dB range
- 0.25dB steps via 7-bit Control
- Serial Interface with Support for 8 Addresses
- Programmable Rapid Fire Attenuation Setting Which Circumvents Delays Associated with SPI Programming
- Defaults to Full Attenuation for Power-On Resets
- Glitchless Stepping (< 2dB Over/Undershoot)
- 210 ns settling time for 0.25dB steps
- Bi-directional RF Use
- 3.3 V and 5 V Supply Voltages
- 50 Ω Single-ended Input and Output Impedances
- -40 to 115 °C Operating Temperature Range
- Compact 3 x 3 mm QFN-16 Package

#### Reference: 5 V / 2 GHz

• IL: 1.4 dB

• IP0.1dB: 30.5 dBm

• IIP3: 55 dBm

• INL Attenuation Error: ± (0.01 + 2.5%) dB

• DNL Attenuation Error: ± 0.1 dB

#### APPLICATIONS


- 5G Wireless Infrastructure
- Cellular Repeaters/Boosters & DAS Systems
- Automotive Cellular and V2X Compensators
- Millimeter Wave IF Stages
- High Performance Gain Trim & AGC Loops

#### **DESCRIPTION**


The GRF6402 is a SPI-controlled, bi-directional, 31.75 dB range digital step attenuator which provides precise stepping in 0.25 dB increments. The device's serial interface utilizes three externally-defined address bits, allowing up to 8 unique devices to share a common SPI bus. In addition to supporting traditional serial programming, the GRF6402 also includes a special *Rapid Fire* selection pin which allows the device to be immediately switched into a pre-defined attenuation state.

In terms of performance, the GRF6402 can cover the entire 50 MHz to 6 GHz range while still maintaining precise and monotonic gain stepping. Glitching has been minimized to < 2 dB for all steps. The device delivers up to 30.5 dBm of IP0.1dB, 55 dBm of IIP3 and a low IL of less than 1.4 dB at 2 GHz.

#### **B** BLOCK DIAGRAM







Pin Out (Top View)



# **Pin Assignments**

Pin	Name	Description	Note
1	VCC	V <sub>CC</sub> Bias Voltage	Connect to $V_{\text{CC}}$ . Use bypass capacitors as close to the pin as possible.
2	ID0	Chip ID Address Bit 0	External address bit 0. See the Programming section for details. If left unconnected, an internal pull-up resistor will force the logic on this pin to HIGH.
3, 5-8, 10	GND	Ground	Internally grounded. This pin must be grounded with a via as close to the pin as possible.
4	RF1	RF Port 1	Internally matched 50 $\Omega$ . An external DC blocking cap must be used if there is voltage present on the RF line. Since the device supports bi-directional operation, the RF1 port can serve as an input or output.
9	RF2	RF Port 2	Internally matched 50 $\Omega$ . An external DC blocking cap must be used if there is voltage present on the RF line. Since the device supports bi-directional operation, the RF2 port can serve as an input or output.
11	RFA	Rapid Fire Attenuation Select	Logic control for engaging the 'Rapid Fire Attenuation' feature. Logic HIGH sets the DSA to the pre-defined RFA attenuation state (which is typically set during the initial SPI programming phase). If a custom attenuation setting is not programmed in, then the RFA setting will default to the full attenuation state (31.75dB). Logic LOW reverts back to the previous attenuation state as defined during the last programming sequence. Refer to the programming section for details.
12	LE	Latch Enable	Logic LOW allows data to be shifted in. Logic transition from LOW to HIGH then back LOW updates the programming register
13	CLK	Clock	Serial clock input.
14	SI	Serial Input	Serial data input.
15	ID1	Chip ID Address Bit 1	External address bit 1. See the Programming section for details. If left unconnected, an internal pull-up resistor will force the logic on this pin to HIGH.
16	ID2	Chip ID Address Bit 2	External address bit 2. See the Programming section for details. If left unconnected, an internal pull-down resistor of 2000 k $\Omega$ will force the logic on this pin to LOW.
PKG BASE	GND	Ground	Provides DC and RF ground for the amplifier, as well as thermal heat sink.  Recommend multiple 8 mil vias beneath the package for optimal RF and thermal performance. Refer to evaluation board top layer graphic on schematic page.



### **Absolute Ratings**

Parameter	Symbol	Min.	Max.	Unit
Supply Voltage	V <sub>CC</sub>	0	6	V
SI, LE, CLK	V <sub>SPI</sub>	0	6	V
ID0, ID1, ID2, RFA	V <sub>LOGIC</sub>	0	6	V
Externally Applied DC Voltage to RF1 Pin	$V_{RFIN}$	0	0	V
Externally Applied DC Voltage to RF2 Pin	V <sub>RFOUT</sub>	0	0	V
RF Input Power to RF1 or RF2 (Load VSWR < 2:1)	P <sub>IN MAX</sub>		27	dBm
Operating Temperature (Package Heat Sink)	TPKG HEAT SINK	-40	115	°C
Maximum Junction Temperature (MTTF > 10 <sup>6</sup> Hours)	T <sub>J-MAX</sub>		125	°C
Electrostatic Discharge				
Charged Device Model	CDM	1		kV
Human Body Model	НВМ	1		kV
Storage		1		1
Storage Temperature	T <sub>STG</sub>	-65	150	°C
Moisture Sensitivity Level	MSL		1	-



#### **Caution! ESD Sensitive Device.**

**Exceeding Absolute Maximum Rating conditions may cause permanent damage.** 

Note: For additional information, please refer to *Manufacturing Note MN-001* — *Package and Manufacturing Information*.



All Guerrilla RF products are provided in RoHS compliant lead (Pb)-free packaging. For additional information, please refer to the *Certificate of RoHS Compliance*.



# **Recommended Operating Conditions**

			Specification			
Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
Power Supply Voltage	Vcc	3	5	5.5	V	
Operating Temperature Range	TPKG HEAT SINK	-40		+115	°C	Measured on Package Heat Sink
RF Frequency Range (Note 1)	F <sub>RF</sub>	0.05		6	GHz	
RF1 Port Impedance	Z <sub>RFIN</sub>		50		Ω	Single Ended
RF2 Port Impedance	Z <sub>rfout</sub>		50		Ω	Single Ended

**Note 1:** Operation outside of these ranges is possible, but with degraded performance of some parameters.



# **Nominal Operating Parameters - General**

			Specification				
Parameter		Symbol	Min.	Тур.	Max.	Unit	Condition
Logic Input Low		V <sub>IL</sub>	0		0.63	V	
Logic Input High		ViH	1.17		Vcc	V	
Logic Current		lit, lih		200		μΑ	
				190			Static operation
	5 V Supply	I <sub>CC-5V</sub>		230		μΑ	During programming state.
Supply Current				225			Static operation
3	3.3 V Supply	I <sub>CC-3.3V</sub>		265		μΑ	During programming state.
Serial Clock Speed		f <sub>CLK</sub>			30	MHz	
LE to First Serial Clo	ock Rising Edge	t <sub>L</sub> s	10			ns	50% of LE falling edge to 50% of CLK rising edge.
Serial Data Hold Tir	me	t <sub>H</sub>	10			ns	50% of CLK rising edge to 50% of Data falling edge.
Final Serial Clock Ri	ising Edge to LE	tcls	10			ns	50% of CLK rising edge to 50% of LE rising edge.
	Any Adjacent Step	Tsettle-adj		210		ns	
DSA Settling Time	Max to Min Attenuation	Tsettle-max-min		370		ns	50% of LE to within 0.1dB of the final value.
	Min to Max Attenuation	T <sub>SETTLE-MIN-MAX</sub>		635		ns	
Thermal Data							
DSA Settling Time  Thermal Data	Max to Min Attenuation Min to Max	Tsettle-max-min		370		ns	50% of LE to within 0.1dB of t

Thermal Resistance (Infrared Scan)	Θις	TBD	°C/W	On Standard Evaluation Board
Junction Temperature @ +115 °C Reference (Package Heat Sink)	Tı	TBD	°C	Vcc: 5.0 V, Icc: TBD mA, P <sub>DISS</sub> : TBD mW, No RF (Note 2).

**Note 2:** MTTF >  $10^6$  hours for  $T_J \le 170$  °C.



### **Nominal Operating Parameters – RF**

The following conditions apply unless noted otherwise: Typical Application Schematic,  $V_{CC} = 5 \text{ V}$ , 50  $\Omega$  system impedance,  $F_{TEST} = 2.0 \text{ GHz}$ ,  $T_{PKG \text{ HEAT SINK}} = 25 ^{\circ}\text{C}$ . Evaluation board losses are included within the specifications.

		Specification				
Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
Attenuation Range	Grange		31.75		dB	
Attenuation Resolution	GSTEP		0.25		dB	
Over/Undershoot During Step Transition	Gover/undershoot			2	dB	Any step.
			± 0.07			$0.05 \text{ GHz} \le F_{RF} \le 1 \text{ GHz}$
			± 0.09			1 GHz ≤ F <sub>RF</sub> ≤ 2 GHz
Step Error Between Any Two Adjacent	5011		± 0.14		I.D.	2 GHz ≤ F <sub>RF</sub> ≤ 3 GHz
States	DNL		± 0.14		dB	3 GHz ≤ F <sub>RF</sub> ≤ 4 GHz
			± 0.17			4 GHz ≤ F <sub>RF</sub> ≤ 5 GHz
			± 0.2			5 GHz ≤ F <sub>RF</sub> ≤ 6 GHz
			±(0.01+2.4%)			0.05 GHz ≤ F <sub>RF</sub> ≤ 1 GHz
			±(0.01+2.5%)			1 GHz ≤ F <sub>RF</sub> ≤ 2 GHz
			±(0.01+3.3%)			2 GHz ≤ F <sub>RF</sub> ≤ 3 GHz
Absolute Attenuation Error	INL		±(0.01+3.5%)		dB -	3 GHz ≤ F <sub>RF</sub> ≤ 4 GHz
			±(0.02+6.1%)			4 GHz ≤ F <sub>RF</sub> ≤ 5 GHz
			±(0.01+7%)			5 GHz ≤ F <sub>RF</sub> ≤ 6 GHz
			6			F <sub>RF</sub> = 0.5 GHz
			11			F <sub>RF</sub> = 1 GHz
			21			F <sub>RF</sub> = 2 GHz
Relative Phase Between the MIN and MAX Attenuation States	ΦΔ		26		0	F <sub>RF</sub> = 2.5 GHz
			36			F <sub>RF</sub> = 3.55 GHz
			47			F <sub>RF</sub> = 4.7 GHz
			55			F <sub>RF</sub> = 6 GHz





### **GRF6402** 0.25dB Step DSA 50 MHz to 6 GHz

			Specification			
Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
Phase Deviation Between Any Two Adjacent States	$\Phi_{ADJ}$		2.3		٥	6GHz
			1.15	TBD		$F_{RF} = 0.5 \text{ GHz}$
			1.2	TBD		F <sub>RF</sub> = 1 GHz
			1.4	TBD		F <sub>RF</sub> = 2 GHz
Insertion Loss	S21, S12		1.4	TBD	dB	F <sub>RF</sub> = 2.5 GHz
			1.8	TBD		F <sub>RF</sub> = 3.55 GHz
			2.5	TBD		F <sub>RF</sub> = 4.7 GHz
			2.8	TBD		F <sub>RF</sub> = 6 GHz
			0.07			0.05 GHz ≤ F <sub>RF</sub> ≤ 2 GHz
			0.07			2 GHz ≤ F <sub>RF</sub> ≤ 3 GHz
Gain Flatness Over any 200 MHz Band	S21 <sub>FLAT</sub>		0.07		dB	3 GHz ≤ F <sub>RF</sub> ≤ 4 GHz
			0.13			4 GHz ≤ F <sub>RF</sub> ≤ 5 GHz
			0.13			5 GHz ≤ F <sub>RF</sub> ≤ 6 GHz
Gain Variation Over Temp	S21 <sub>TEMP</sub>		+0.6 / -0.3		dB	T <sub>PKG HEAT SINK</sub> = -40 to 115 °C, Referenced to T <sub>PKG HEAT SINK</sub> = 25 °C
			> 22			0.05 GHz ≤ F <sub>RF</sub> ≤ 2 GHz
			> 24			2 GHz ≤ F <sub>RF</sub> ≤ 3 GHz
RF Port 1 Return Loss	S11		> 20		dB	3 GHz ≤ F <sub>RF</sub> ≤ 4 GHz
			> 18			4 GHz ≤ F <sub>RF</sub> ≤ 5 GHz
			> 17			5 GHz ≤ F <sub>RF</sub> ≤ 6 GHz
			> 23			$0.05 \text{ GHz} \le F_{RF} \le 2 \text{ GHz}$
			> 21			2 GHz ≤ F <sub>RF</sub> ≤ 3 GHz
RF Port 2 Return Loss	S22		> 20		dB	3 GHz ≤ F <sub>RF</sub> ≤ 4 GHz
			> 15			4 GHz ≤ F <sub>RF</sub> ≤ 5 GHz
			> 16			5 GHz ≤ F <sub>RF</sub> ≤ 6 GHz



### **GRF6402** 0.25dB Step DSA 50 MHz to 6 GHz

### PRELIMINARY DATASHEET

			Specification	l			
Parameter	Symbol	Min.	Тур.	Max.	Unit	Cond	dition
			59			F <sub>RF</sub> = 0.5 GHz	
			60			$F_{RF} = 1 \text{ GHz}$	
			55			F <sub>RF</sub> = 2 GHz	18 dBm Pout per
			57			F <sub>RF</sub> = 2.5 GHz	Tone at 1 MHz Spacing
			62			F <sub>RF</sub> = 3.55 GHz	ATTN = 0 dB
Input 3rd Order Intercept	IIP3		62		dBm	F <sub>RF</sub> = 4.7 GHz	_
			56			F <sub>RF</sub> = 6 GHz	
			55			ATTN = 0 dB	18 dBm Pout per
			TBD			ATTN = 15.75 dB	Tone at 1 MHz Spacing
			TBD			ATTN = 31.75 dB	F <sub>RF</sub> = 2 GHz
			30.1			F <sub>RF</sub> = 0.5 GHz	
			30.9			F <sub>RF</sub> = 1 GHz	
			30.5			F <sub>RF</sub> = 2 GHz	
			30.9			F <sub>RF</sub> = 2.5 GHz	ATTN = 0 dB
Input 0.1dB Compression	ID		30.7		dBm	F <sub>RF</sub> = 3.55 GHz	_
input 0.1db Compression	IP <sub>0.1dB</sub>		31.7		ОБШ	F <sub>RF</sub> = 4.7 GHz	
			30.8			F <sub>RF</sub> = 6 GHz	
			30.5			ATTN = 0 dB	
			TBD			ATTN = 15.75 dB	$F_{RF} = 2 \text{ GHz}$
			TBD			ATTN = 31.75 dB	




### **Functional Description**

The GRF6402 employs a number of programming options to control the device's digital step attenuator. The primary programming mode utilizes an enhanced 3-wire SPI (serial-parallel interface) which incorporates multi-device addressing. In addition to supporting traditional serial programming, the GRF6402 also includes a special *Rapid Fire* selection pin which allows the device to be immediately switched into a pre-defined attenuation state. The following sections provide specific details on each programming mode.

### **Multi-IC Addressing Scheme**

The GRF6402 has the ability to share a common serial interface line with up to eight similar devices. A unique address is assigned to each component by applying logic to pins ID0 (pin 2), ID1 (pin 15) and ID2 (pin 16). The figure below provides an illustration of such a multi-IC addressing scheme using hardwired logic settings.



**Multi-IC Addressing Using Hardwired Logic** 

As shown, each GRF6402 device shares a common LE control line. The logic present on pins ID0, ID1 and ID2 will be compared with the relevant sub-addressing bits that are delivered as part of the standard 16-bit serial payload. (Refer to the payload figure below for details.) If the addressing in the payload matches the logic on ID0, ID1 and ID2, then the





device recognizes the programming within the payload as being relevant, and the SPI commands are executed accordingly. If the addresses do not match, then the device simply ignores the programming command.

Note that utilizing the multi-IC addressing scheme is completely optional. *If the application only calls for using a single dedicated LE control line, then it is recommended to simply assign a default address of 000 to the device by connecting ID0, ID1 and ID2 to ground.* The pins can also be floated (i.e. left in a 'no connect' or 'NC' state); if pins ID0, ID1, and ID2 are left floating, the chip address will default to **110** or decimal **6**.

A summary of the chip identifier mapping is provided in the table below:

#### **Static Address Truth Table**


ID2 (Pin 16)	ID1 (Pin 15)	ID0 (Pin 2)	Static Identifier
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6
NC <sup>1</sup>	NC <sup>1</sup>	NC <sup>1</sup>	6
1	1	1	7

**Note 1:** If left unconnected, ID2 (Pin 16) and ID1 (Pin 15) will default to a logic HIGH state due to internal pull-ups to 1.8V. Conversely, ID0 (Pin 2) will default to a logic LOW state due to an internal pull-down to GND. When all three address pins are left unconnected, the resulting address will be 110 (static identifier '6').



### **Serial Programming**

The GRF6402 utilizes a 16-bit payload to perform its various addressing and programming functions. Information is shifted in with the least significant bit (LSB) first. Refer to the figure below for an overview of the relevant bit assignments:




**SPI Transaction Payload Diagram** 

As shown, the payload consists of two separate 8-bit words. The *data word* is clocked in first. *Bit D7 is reserved, and it must be programmed with a '0' for each SPI transaction*. Bits D6-D0 make up the 7-bit data payload. Note that the data payload will vary depending upon the register being targeted with the write command; *separate 16-bit SPI transactions are therefore required for programming each of the device's three registers*.

The address word is clocked in next. Note that this word includes two separate bit fields. Bits A2-A0 are used to identify the targeted device for each write command, and bits A7-A4 identify the desired register address. **Bit A3 is reserved, and it must be programmed with a '0' during each SPI transaction.** 

The figure below depicts the timing associated with each programming sequence.




#### **SPI Programming Sequence**

As shown, the sequence begins when the latch enable (LE) line is pulled LOW. After clocking in all 16 bits of the SPI payload, an LE line transition to HIGH will trigger a comparison between bits A3-A0 (the chip ID) with the logic seen on pins ID2, ID1 and ID0. If the two addresses match, then the device will proceed with latching bits D7-D0 into the addressed register. *This latching process occurs as soon as LE transitions back to LOW.* If the chip ID bitfield does not match the logic on pins ID2, ID1 and ID0, then the transaction is ignored.



# **SPI Timing Intervals**



**SPI Timing Diagram** 

### **SPI Timing Specifications**

		Specification		Specification		
Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
Serial Clock (CLK) Speed	f <sub>CLK</sub>			30	MHz	
CLK Period	t <sub>1</sub>	33.3			ns	
CLK High Duration Time	t <sub>2</sub>	16.7			ns	
CLK Low Duration Time	t <sub>3</sub>	16.7			ns	
SI to CLK Setup Time	t <sub>4</sub>	10			ns	
SI Hold Time	t <sub>5</sub>	10			ns	
LE Low Setup Time	t <sub>6</sub>	10			ns	
LE High Setup Time	t <sub>7</sub>	10			ns	
LE High Time	t <sub>8</sub>	10			ns	



### **Register Mapping**

The GRF6402 includes 3 separate 8-bit registers which help to facilitate the device's various programming functions. The first register, **ATTEN**, is used to set the device's attenuation state when operated in its normal serial mode. Upon all power-on resets (PORs), the register defaults to [01111111], meaning that the attenuator will be set to its maximum attenuation state.

The second register, **RFAREG**, is tied to the GRF6402's *Rapid Fire Attenuation* feature. As with the ATTEN register, the RFAREG will default to its maximum attenuation state for all POR conditions. Subsequent SPI programming transactions allow the user to set this register to any customized state between 0 and 31.75dB. The bit assignments within this particular register get passed along to the attenuator core whenever the RFA feature is enabled *AND* the external RFA pin (pin 11) goes HIGH.

The **CONFIG** register is used to activate the RFA feature. Upon PORs, all bits within the register will default to 0s, thus placing the RFA feature in a disabled state. If the user decides to employ the RFA option, then the [0] and [1] bit fields must be set to 1 with a separate SPI transaction.

The remaining registers are unused, and they should NOT be written to with any SPI transactions.

**Detailed Register Map** 

Register Address	Name	Width	Description	Bit Fields	POR Value
0x0	ATTEN	8 bits	Attenuator state when in serial mode.	[6:0]: DSA Attenuation Word  [1111111] = Max Atten  [1000000] = Half Max Atten  [0000000] = Min Atten  [7]: Unused; must be set to 0	[01111111]
0x1	CONFIG	8 bits	Stores configuration settings	[0]: Rapid Fire Pointer Flag  1 = RFA attenuation is set from RFAREG  [1]: Rapid Fire Feature On/Off Selection  0 = RFA Disabled  1 = RFA Enabled  [7:2]: Unused; all bits must be set to 0	[00000000]
0x2	RFAREG	8 bits	Stores value for Rapid-Fire mode attenuation	[6:0]: RFA (Rapid Fire Attenuation) Word  [1111111] = Max Atten  [1000000] = Half Max Atten  [0000000] = Min Atten  [7]: Unused; must be set to 0	[01111111]
0x3-0xF	Unused	8 bits	Do not write to these registers		[00000000]



### **Register Truth Tables**

The following truth tables pertain to the attenuator words as used within the ATTEN and RFAREG registers.

### **7-Bit SPI Word Bit Assignments**

Data Bit	Attenuation Control
D7	Not Used
D6	16 dB Attenuator Control
D5	8 dB Attenuator Control
D4	4 dB Attenuator Control
D3	2 dB Attenuator Control
D2	1 dB Attenuator Control
D1	0.5 dB Attenuator Control
D0	0.25 dB Attenuator Control

#### **Serial Control Word Abbreviated Truth Table**


Attenuation	D7	D6	D5	D4	D3	D2	D1	D0
0 dB	0	0	0	0	0	0	0	0
0.25 dB	0	0	0	0	0	0	0	1
0.5 dB	0	0	0	0	0	0	1	0
1 dB	0	0	0	0	0	1	0	0
2 dB	0	0	0	0	1	0	0	0
4 dB	0	0	0	1	0	0	0	0
8 dB	0	0	1	0	0	0	0	0
16 dB	0	1	0	0	0	0	0	0
31.75 dB	0	1	1	1	1	1	1	1

Note: D7 must be set to 0 with every SPI transaction.



### **Basic DSA Serial Programming**

Upon power-on / reset (POR), the GRF6402 will default to an attenuation setting of 31.75 dB. A simple SPI command can then be executed to change this attenuation setting by writing directly to the device's ATTEN register (0x0). Be sure to include the relevant Chip ID addressing bits, as well as the '0s' noted in the diagram below for bits A3 and D7. Apply the relevant attenuation bits within the data word per the truth tables provided above.




**SPI Payload for Basic DSA Programming** 

#### Rapid Fire Attenuation (RFA) Feature

The RFA feature enables the user to quickly switch the attenuator into a pre-defined state, thus circumventing the delays commonly associated with serial programming. A single control line allows the user to rapidly toggle between two attenuation states. In essence, the RFA feature provides a hybrid control mechanism which combines the speed of parallel programming with the convenience of a single control line. This form of control is useful for a multitude of applications where this fast switching is crucial for protecting downstream stages from overexposure to excessively large RF signals.

To use the GRF6402's RFA feature, a one-time SPI command must first be sent to device to activate the feature set. (Note that any subsequent PORs will also require the user to re-activate the RFA feature; PORs force the CONFIG register to revert to its default setting, and the RFA is de-activated as part of this default).




**SPI Payload for Activating the RFA Feature** 



Be sure to include the relevant Chip ID addressing bits, as well as the '0s' noted in the diagram for bits A3 and D7-D2. D1 is set to '1' to activate the RFA feature. **Note that D0 must also be set to '1' as part of this activation process.** Setting D0 to '1' instructs the device to pull the attenuation setting directly from the RFAREG whenever the RFA pin is pulled HIGH.

To deactivate the RFA feature, simply perform an identical SPI transaction, but set D1 to '0' instead.


To customize the amount of attenuation being 'fired in', an additional SPI command must also be sent to change the RFA level from its default of 31.75dB. Simply perform a separate SPI transaction to write to the RFAREG:



SPI Payload for Customizing the RFA's Attenuation Setting

As mentioned earlier, be sure to include the relevant Chip ID addressing bits, as well as the '0s' noted in the diagram for bits A3 and D7. Apply the relevant attenuation bits within the data word per the truth tables provided above.






**NOTE:** *Do not apply DC voltage to pins 4 (RF1) and 9 (RF2).* DC blocking capacitors must be used if there is voltage present on the RF lines from the preceding or following stages. As a matter of good practice, it is recommended that DC blocks be used as a precaution.

The DSA will not generate DC voltages on either pins 1 and 9; as such, the blocking capacitors can be omitted in cases where it can be *guaranteed* that no DC will couple onto the RF lines from the preceding or following RF stages. Any DC voltage applied to the RF1 and RF2 pins may lead to electrical overstress, so be cautious when contemplating the removal of these safeguard components.

#### **GRF6402 Application Schematic**



**GRF6402 Evaluation Board Assembly Diagram** 




# **GRF6402 Evaluation Board Assembly Diagram Reference**

Component	Туре	Manufacturer	Family	Value	Package Size	Substitution
M1	Resistor	Murata		0 Ω	0402	Ok
M2	Resistor	Murata		0 Ω	0402	Ok
M3				DNP		Ok
M4				DNP		Ok
M5				DNP		Ok
M6				DNP		Ok
M7	Capacitor	Murata	GJM	10 nF	0402	Ok
M8	Capacitor	Murata	GJM	1 μF	0402	Ok
Control Board	FT232H USB-C to GPIO, SPI and I2C Controller	Adafruit				
Evaluation Board	QFN16-30-34-A					


Note: Standard evaluation board bias:  $V_{CC} = 5.0 \text{ V}$ 





Dimensions in millimeters

### 3 x 3 mm QFN-16 Suggested PCB Footprint (Top View)



3 x 3 mm QFN-16 Package Dimensions



# **Package Marking Diagram**




Line 1 "XXXX" = PART NUMBER

Line 2 "YY" = YEAR and "WW" = WEEK that the part was assembled.


# **Tape and Reel Information**

Guerrilla RF's tape and reel specification complies with Electronics Industries Association (EIA) standards for "Embossed Carrier Tape of Surface Mount Components for Automatic Handling" (reference EIA-481). See the following page for the Tape and Reel Specification and Device Package Information table, which includes units per reel.

Devices are loaded with pins down into the carrier pocket with protective cover tape and reeled onto a plastic reel. Each reel is packaged in a cardboard box. There are product labels on the reel, the protective ESD bag and the outside surface of the box.



Tape and Reel Packaging with Reel Diameter Noted (D)



Carrier Tape Width (W), Pitch (P), Feed Direction and Pin 1 Quadrant Information



# **Tape and Reel Specification and Device Package Information**

Package				Carrier Tape	Reel		
Туре	Dimensions (mm)	Leads	Width (W) (mm)	Pocket Pitch (P) (mm)	Pin 1 Quadrant	Diameter (D) (Inches)	Units per Reel
QFN	2.0 x 2.0 x 0.50	12	8	4	Q1	7	2500
QFN	3.0 x 3.0 x 0.85	16	12	8	Q1	7	1500
QFN	4.0 x 4.0 x 0.85	24	12	8	Q1	7	1500
DFN	1.5 x 1.5 x 0.45	6	8	4	Q1	7	2500
DFN	2.0 x 2.0 x 0.75	8	8	4	Q1	7	2500
LFM	3.5 x 3.5 x 0.85	See Note	12	8	Q1	7	1500
LFM	4.0 x 4.0 x 0.75	See Note	12	8	Q2	7	1500

Note: Lead count may vary. Reference applicable product data sheet.







# **Revision History**

Revision Date	Description of Change
May 25, 2021	Preliminary Datasheet – Initial Draft. All TYP values updated to correspond with data taken from bench measurements.  Updated the SPI programming sequence to reflect the fact that LSBs are clocked in first / MSBs last. Also updated the default logic for the ID0, ID1 and ID2 pins when left in a NC (no connect) state. See Static Address Truth Table for details.





#### **Datasheet Classifications**

Data Sheet Status	Notes
Advance	S-parameter and NF data based on EM simulations for the fully packaged device using foundry-supplied transistor S-parameters. Linearity estimates based on device size, bias condition and experience with related devices.
Preliminary	All data based on evaluation board measurements taken within the Guerrilla RF Applications Lab. Any MIN/MAX limits represented within the datasheet are based solely on <i>estimated</i> part-to-part variations and process spreads. All parametric values are subject to change pending the collection of additional data.
Release Ø	All data based on measurements taken with <i>production-released</i> material. TYP values are based on a combination of ATE and bench-level measurements, with MIN/MAX limits defined using <i>modelled estimates</i> that account for part-to-part variations and expected process spreads. Although unlikely, future refinements to the TYP/MIN/MAX values may be in order as multiple lots are processed through the factory.
Release A-Z	All data based on measurements taken with production-released material derived from multiple lots which have been fabricated over an extended period of time. MIN/MAX limits may be refined over previous releases as more statistically significant data is collected to account for process spreads.

Information in this datasheet is specific to the Guerrilla RF, Inc. ("Guerrilla RF") product identified.

This datasheet, including the information contained in it, is provided by Guerrilla RF as a service to its customers and may be used for informational purposes only by the customer. Guerrilla RF assumes no responsibility for errors or omissions on this datasheet or the information contained herein. Information provided is believed to be accurate and reliable, however, no responsibility is assumed by Guerrilla RF for its use, nor for any infringement of patents, or other rights of third parties, resulting from its use. Guerrilla RF assumes no liability for any datasheet, datasheet information, materials, products, product information, or other information provided hereunder, including the sale, distribution, reproduction or use of Guerrilla RF products, information or materials.

No license, whether express, implied, by estoppel, by implication or otherwise is granted by this datasheet for any intellectual property of Guerrilla RF, or any third party, including without limitation, patents, patent rights, copyrights, trademarks and trade secrets. All rights are reserved by Guerrilla RF.

All information herein, products, product information, datasheets, and datasheet information are subject to change and availability without notice. Guerrilla RF reserves the right to change component circuitry, recommended application circuitry and specifications at any time without prior notice. Guerrilla RF may further change its datasheet, product information, documentation, products, services, specifications or product descriptions at any time, without notice. Guerrilla RF makes no commitment to update any materials or information and shall have no responsibility whatsoever for conflicts, incompatibilities, or other difficulties arising from any future changes.

GUERRILLA RF INFORMATION, PRODUCTS, PRODUCT INFORMATION, DATASHEETS AND DATASHEET INFORMATION ARE PROVIDED "AS IS" AND WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, INCLUDING FITNESS FOR A PARTICULAR PURPOSE OR USE, MERCHANTABILITY, PERFORMANCE, QUALITY OR NON-INFRINGEMENT OF ANY INTELLECTUAL PROPERTY RIGHT; ALL SUCH WARRANTIES ARE HEREBY EXPRESSLY DISCLAIMED. GUERRILLA RF DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. GUERRILLA RF SHALL NOT BE LIABLE FOR ANY DAMAGES, INCLUDING BUT NOT LIMITED TO ANY SPECIAL, INDIRECT, INCIDENTAL, STATUTORY, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS THAT MAY RESULT FROM THE USE OF THE MATERIALS OR INFORMATION, WHETHER OR NOT THE RECIPIENT OF MATERIALS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Customers are solely responsible for their use of Guerrilla RF products in the Customer's products and applications or in ways which deviate from Guerrilla RF's published specifications, either intentionally or as a result of design defects, errors, or operation of products outside of published parameters or design specifications. Customers should include design and operating safeguards to minimize these and other risks. Guerrilla RF assumes no liability or responsibility for applications assistance, customer product design, or damage to any equipment resulting from the use of Guerrilla RF products outside of stated published specifications or parameters.